

GSM Service Support

Training - Documentation - Engineering



Level 3
Circuit Description
17 / 02 / 99
V1.0

V2288 Level 3 Product Guide

RF: Receive

- 1) The RF Signal from the base station is received through the Antenna A100 and is fed to J300, which is a purely mechanical switch which is operated when an cable is plugged into the Aux RF socket of the phone. This connects RF to the Aux RF port or the antenna.
- 2) The RX signal is then fed directly into U100 RF Switch, the switch acts as an isolation between TX and RX, this is controlled via the signals VA and VB which are previously created by TX_EN and RX_EN respectively through Q110.
- 3) Provided **VB** is high, then the received signal will be passed to the band pass filter FL470, where the selected frequency band (GSM 1800 or GSM900) will be filtered through, *Note. The front-end filter has a bandwidth that is capable of working with the American GSM standard 1900Mhz. This gives the option of creating a PCS unit without the need to change many components.
- 4) The appropriate signal is then fed onto FL472 (For GSM 1800) or FL480 (For 900) where any existing harmonics or other unwanted frequencies are removed.
- 5) Our received RF frequency is now fed into the Front End IC (U432). This IC is new to the T2288 and has several main purposes; reduce discreet part count and therefore cost as it replaces the mixer stage and also the two other front end filters from previous products and also the main RX VCO buffer. (Refer to Front End IC Document for internal block diagram interpretation). The IC's power is maintained by RF_V2 (MAGIC), and is controlled with the aid of RVCO_250 (created by SF_OUT (MAGIC) and GPO4 (MAGIC) through Q172), RX_EN (Whitecap) and DCS_SEL (MAGIC). The GSM 900 signal is fed in through Pin 13, back out through Pin 12 to matching circuitry, then returns to the IC on Pin 9, where the signal is internally mixed with the RX VCO signal to produce a balanced + and 400 MHz IF Signal. The main reason for using the balanced IF output is to provide cancelling of the 3rd harmonic. This is then fed out on Pins 3 and 4. The GSM 1800 route is of the same description but uses the Pins 18-20-23-3 and 4.
- 6) The RX VCO U253 is now an integrated circuit and is controlled firstly from the Whitecap using the MQ SPI bus to program the MAGIC and then MAGIC drives the RX VCO IC using the CP_RX signal Pin B1. The power is supplied by RVCO_250 (SF_OUT + GPO4 through Q172).
- 7) The + and IF, is now fed to the SAW FL490 filter (Surface Acoustic Wave), this filter is the same as was used in previous 400MHz products, and is balanced to accept the new + and IF.
- 8) The signal is then passed to the MAGIC IC U200 PRE IN Pin A7
- 9) The signal is then demodulated internally using an external Varactor diode RX Local Oscillator set up CR249, which is driven by PLL CP Pin A9 of MAGIC U200.
- 10) Where in earlier products, we used to have RX I and RXQ, these signals are now only used in digital form within the MAGIC and cannot be measured. The demodulated signal is now converted internally to digital form to be passed along an RX SPI bus to the Whitecap.


- 11) The RX SPI signal is made up of BDR (Base band Data Receive), BFSR (Base band Frame Synch Receive) and BCLKR (Base band Clock Receive, fed from MAGIC Pins G8, G9 and F7 respectively.
- 12) The Whitecap U800 receives these signals on Pins A3, D4 and B4, within the Whitecap the signal is digitally processed. Baud rate reduced, Error correction bits removed, etc...
- 13) The digital signal is now being fed down the DI_AUD_SPI bus to the GCAP II U900, internally, the digital signal is converted to analogue and distributed to the correct outputs
- 14) For Earpiece, from GCAP II Pins H6 and H7 to speaker pads J502 and J503
- **15**) The Alert is generated within the Whitecap, given the appropriate data from the incoming signal, SMS, call etc... and is fed to the alert pads J510 and J511. This signal is supported by the signal **ALRT_VCC**, which is generated from B+ through O903.
- **16**) For the headset only the **SPKR-** signal is used and feeds the **Stereo Audio IC U1500**, **Pin 12**, and is fed out on **Pin 1**, the exact operation of which can be found in the Level 3 Block diagram IC description. The output is then fed out on **HEADSET_L** to the **Headset Jack socket J504**. *NB There is no stereo headset operation for voice calls.

RF: Transmit


- 1) There are 2 Mic inputs, firstly from the Xcvr mic J900, where the analogue input is fed to the GCAP II U900 Pin J2
- 2) Secondly the analogue voice can be fed from the Aux Mic attached to the headset and will be routed from **connection 1** of the headset jack J504, through to GCAP II, **Pin H3**.
- 3) Within the GCAP II the analogue audio will be converted to digital and clocked out onto the **DI_AUD** SPI bus to the Whitecap U800.
- **4)** It is within the Whitecap that all information about the transmission burst is formulated i.e. The timing of the burst / The channel to transmit on / The error correction protocol / In which frame the information will be carried to the base station, etc, etc...
- 5) All this information is then added to the digitised audio and is transferred to the MAGIC U200 along a TX SPI bus. The bus is made up of BCLKX (Base band Clock Transmit) Pin B2 and BDX (Base band Data Transmit) Pin B6. The timing for this data is already decided for the transmission burst, and therefore a frame synch is not required.
- 6) The SPI comes into the MAGIC at **Pin G7** (**BCLKX**) and **Pin J2** (**BDX**)
- 7) The operation of the MAGIC is very complex and with respect to the transmit path, intergrates the functions of the Modem and its function of GMSK (Gaussian Minimum Shift Keying) and also the functions of the TIC (Translational Integrated Circuit).

8) A very basic block view of how the transmit path works within the MAGIC is demonstrated in: Fig 8.1

Internal MAGIC Operation Fig 8.1



- 9) The data is transmitted from Whitecap to MAGIC on TX SPI bus BDX, within the MAGIC each bit of data is clocked into a register. The clocked bit and the 3 preceding bits on the register are then clocked into the look up ROM, which looks at the digital word and from that information downloads the appropriate GSMK digital representation. Channel information and AFC information from MAGIC SPI is then added to this new digital word, this word is then representative of the TX IF frequency of GIFSYN products. As in the case of the TIC, the TX frequency feedback and the RX VCO frequency are mixed to give a difference signal, this is digitally phase compared with the 'modulation' from the look up ROM. The difference creates a DC error voltage TX_CP that forms part of the TX Phase locked loop.
- **10**) The error correction voltage **TX_CP** is then fed from **Pin B1** of MAGIC to **Pin 6** of the **TX VCO IC U301**, adjoining this line is the loop filter (See Loop Filter document).
- 11) The Loop filter comprises mainly of U310 / Q310 / Q311 and it's main function is to 'smooth' out any overshoots when the channel is changed, see Fig 11.1. If this overshoot were fed to the TX VCO the resulting burst would not meet the world standards for GSM with respect to bandwidth, see Fig 11.2.




- 12) The Loop filter basically acts then as a huge capacitor and resistor to give a long CR time for smoothing. It uses a small capacitor and the very high input impedance buffer Op-Amp. During the TX_EN (Whitecap) period when the transmitter is preparing to operate the capacitor charges, then on receipt of DM_CS (Whitecap) when the Transmitter actually fires; the capacitor discharges through the Op-Amp giving a smooth tuning voltage, carrying modulation to the TX VCO. The support voltage for the Loop filter is V1_SW (V1 from GCAP II through Q913).
- 13) The TX VCO IC now creates our required output frequency with the support signals DCS_TX_VCO (DCS_SEL (U110) +TX VCO_EN (Q140) through Q130) and GSM_TX_VCO (GSM_SEL (U110) +TX VCO_EN (Q140) through Q130), to enable either GSM or DCS frequency production and the IC Power is supported by SF_OUT (MAGIC).
- 14) The signal is then fed out through a buffer amplifier Q320, which is switched on and off via DM_CS and supported by RF_V2 (MAGIC)
- 15) To prevent the output frequency from the TX VCO before stabilisation has occurred, being amplified and transmitted, there is an Isolation Diode CR320 placed. This is biased 'on' by the exciter voltage from the PAC IC U350 (Power Amplifier Control IC); this allows the TX output frequency through to the Exciter Amplifier Q330 and at same time gives more or less drive to the exciter stage.
- **16)** The signal is then fed to a two stage, wide bandwidth PA made up from Q331 and Q370, these are driven by the exciter voltage from the PAC IC, and supported by **B**+ and **REG_B**+ (Q332 / Q333 **B**+ regulated by **TX_EN**).
- 17) PA matching is provided using the signal TX_GSM_*DCS (TXVCO_EN + DCS_SEL through Q160) to switch on or off the diodes CR380 / 370 / 390 / 350 and 340 to match the PA between GSM and DCS using the inductive strips on the PCB.
- **18**) The amplified signal is then fed back to the RF switch U100, as discussed in **Receive**, then passed to the Ant / Aux Switch J300 and transmitted through either the antenna A100 or the Aux testing port.

RF: Power Control Operation

- 1) The PAC IC U350 (Power Amplifier Control Integrated Circuit) controls the power control of the transmitter. Below is a list of the main signals associated with the PAC IC and their purposes.
- 2) The RF detector (**RF_IN Pin 2**) provides a DC level proportional to the peak RF voltage out of the power amplifier, this is taken via an inductive strip from the output of the PA Q370.
- 3) **DET_SW Pin 11**. This pin controls the variable gain stage connected between the RF detector and the integrator. The gain of the variable stage will be unity when **DET_SW** is low and will be 3 when **DET_SW** is high (floating).
- 4) TX_KEY Pin 10. This signal is used to 'pre-charge' the Exciter and P.A. and occurs 20µS before the start of the transmit pulse.
- 5) **EXC Pin 7**. This output drives the power control port of the exciter. An increase of this voltage will cause the exciter to increase its output power.

- 6) **SAT_DET Pin 12**. If the feedback signal from the RF detector lags too far behind the AOC signal then this output will go low, indicating that the loop in at or near saturation. This signals the DSP to reduce the **AOC_DRIVE** signal until **SAT_DET** rises. See **Fig 6.1**
- 7) **AOC_DRIVE Pin 8**. The voltage on this pin will determine the output power of the transmitter. Under normal conditions the control loop will adjust the voltage on EXC so that the power level presented to the RF detector results in equality of the voltage present at INT and AOC. The input level will be between 0 and 2.5V.
- **8) ACT Pin 9**. This pin will hold a high voltage when no RF is present. Once the RF level increases enough to cause the detector to rise a few millivolts then this output will go low. In the GSM radio a resistor is routed between this point and the AOC input to cause the radio to ramp up the power until the detector goes active.




Logic: Power Up sequence

- 1) Three power sources available, battery, External Power via Charger (**Battery must be present to power up**) a power source via the test adapter, to allow power to be applied to the unit whilst there is no battery present.
- 2) T2288 charger will only work with NiCd and NiMH, Lithium Ion and Alkaline batteries are not supported.
- 3) Battery Power Source: The unit will contain 3 X 1.2V Nickel Metal Hydride (NiMH) cells each 700mAH, type AAAL (theses are different to AAA regular batteries) part number SNN5518A. They are connected to the unit by battery contacts J605 and produce B+ through Q691
- 4) Charger Power Source: When the charger is connected (IRQ4 goes low), V2 (GCAP) will provide a supply onto the sense resistor within the charger, the resultant voltage drop over the resistor is sensed by the signal MAN_TEST_AD (approximately 2.4V), CHGR_SW must be high. This is sent to the GCAP II Pin A1, this decides the charging current that the charger is capable of delivering. The GCAP II then checks the MOBPORTB line (PWR_ON from COVIC U960). If the batteries are present and in usable range, PWR_ON is pulled to 6.7V and the unit will power on. The

presence detection of the batteries is decided within the COVIC by comparing the actual battery voltage with the B+ created by the charger (Q960→CR960→Q691). If B+ is higher than the normal operating voltage of the batteries, PWR_ON will go low, powering the phone off. Battery voltage is sensed by B+ Pin E10 GCAP II when battery not present, or BATTERY Pin F7 GCAP II when batteries are present this is then output to Whitecap as BATT_SENSE.


- 5) Test Adapter Source: **B**+ is sent directly from the external power source i.e. replaces the battery power source entirely and therefore the unit has no requirement for the batteries to be present.
- 6) The GCAP II is programmed to Boost mode (5.6V) by **PGB0 Pin G7** and **PGM1 Pin G8** both being tied to Ground. Once **B**+ is applied to GCAP II **Pin K5**, all the appropriate voltages to supply the circuit are provided. These are:
- V1 Programmed to 5.0V. V1 is at 2.775V at immediate power on, but is 'boosted' to 5.0V through the switch mode power supply L901 / C901 / CR902 and C913. See Fig 6.1 for basic operation. V1 supplies the DSC bus drivers, negative voltage regulators and MAGIC. V1 is created from GCAP II Pin A6 and can be measured on C906.




The basic circuit operation for the Boost circuit is as follows the LX signal (GCAP II **Pin B10**) allows a path for **B**+ to charge the capacitor, when the switch is on, the capacitor then discharges through the inductor (switch off), setting up an electric field. The field then collapses setting up a back EMF to charge the capacitor, and so on and so on. The back EMF created by the inductor is greater than **B**+ with the +ve half of the cycle passing through the diode to charge a capacitor from where the **V_BOOST** voltage is taken. The frequency of the switching signal **LX** decides the duty cycle of the output wave and therefore the resultant voltage. **V_BOOST** is fed back into the GCAP.

- V2 Programmed to 2.775V, available whenever the radio is on and supplies most of the logic side of the board. V2 is supplied out of GCAP II Pin J2 and can be measured on either C939 or C941.
- V3 Programmed to 2.003V to support the Whitecap, but does support the normal 2.75V logic output from the Whitecap, it originates from GCAP II **Pin B5** and can be measured on C909 or C910.
- VSIM1 Used to support either 3V or 5V SIM cards. Will dynamically be set to 3V upon power up, but if the card cannot be read then the SIM card is powered down and an attempt to read the card at 5V is tried. VSIM1 can be measured on C905 and is distributed from GCAP II Pin C6 (For further information, see SIM Card Operation).

- **VREF** Programmed as **V2** i.e. 2.775 and provides a reference voltage for the MAGIC IC, distributed from GCAP II **Pin G9** and can be measured on **C919**.
- -5V Used to drive display and –10V Used for RF GSM / DCS selection signals through Q160. Both voltages produced by V1 through U903 and U904.
- **SR_VCC Power Cut Circuit** Used to buffer the **SRAM U702** voltage with a built in soft reset within the unit's software. The reason for this is to protect the user from any accidental loss of power up to 0.5 seconds i.e. If the unit is knocked, causing a slight battery contact bounce, the **SR_VCC** will, to the user, keep the unit running normally, whilst internally the unit resets itself. During this loss of power the unit takes it's power from a 10mF capacitor C960 (This is a replacement for the RTC battery and is charged by **V2** and outputs to GCAP II **Pin D6**)
- V1_SW See Deep Sleep Mode
- 7) Once the power source has been selected to power the phone on the PWR_SW must be toggled low. This can be done by pressing the Power Key S500 to create PWR_SW, which is supported by ON_2 (GCAP II Pin G5).
- 8) The unit will then follow on as in the sequence below:



- On initial power up, all the backlights (DS500 DSDS11) will be on they are supported from the signal **ALRT_VCC** (B+ through Q903) and switched by **BKLT_EN** (Whitecap **Pin K3**) through Q907.
- 9) 13 MHz clock. On Power Up there are 2 different reference clocks produced. Initially, as soon as power is applied to the MAGIC IC the crystal, Y200, supported by the CRYSTAL_BASE (MAGIC Pin E1) will emit a 26MHz signal to the MAGIC IC, which will internally be divided by 2 to give our external 13MHz clock. This is then fed out of the MAGIC on Pin J6 (CLK_OUT) and distributed to Whitecap Pin H10 (CLKIN), then from Whitecap to GCAP II Pin F5 as GCAP_CLK. At the same time the 13MHz Varactor Diode CR248 is producing an output. This output is controlled in the following way: The 26MHz from Y200 is divided down to 200 kHz and fed to a phase comparator within the MAGIC. The 13MHz from CR248 is also divided down and fed in to the phase comparator, the difference in phase produces an error voltage that is fed onto the cathode of the Varactor CR248. Which regulates the output to a stable 13MHz clock. Once the software is running and the logic side of the board has successfully powered up, the CLK_SELECT signal from Whitecap Pin 1 is fed to MAGIC Pin G6. This in turn then switches the Multiplexer from the output of Y200 to the CR248 output.



Logic: SIM Card Interface

1) Once powered up, the SIM card is interrogated. The SIM interface is part of the Whitecap U800 and it supports both 'synchronous' (Prepay card) and asynchronous, serial data transmission. Although the T2288 is programmed only for asynchronous. VSIM1 (SIM_VCC) is originally programmed to 3V but if the card is 5V then the SIM card will be powered down and VSIM1 will be reprogrammed to 5V. The signal levels for in and out of the SIM are now required to be level shifted within GCAP II U900 to 3V.these signals are:

- Reset (Whitecap Pin E9 RST0) in to GCAP II Pin K7 LS1_IN_TG1A. This signal is then level shifted to the required voltage and fed out to SIM Contacts J803 Pin 4 from Pin J7 LS1_OUT_TG1A.
- Clock: This is a 3.25MHz signal from Whitecap Pin E9 CLK0 Pin E7 to GCAP II
 Pin G6 LS2_IN. This signal is then level shifted to the required voltage and fed out to SIM Contacts J803 Pin 6 from Pin F6 LS2_OUT.
- SIM I/O Data transmission to and from SIM card; for TX, from SIM card contact SIM I/O Pin 5 through to GCAP II Pin J8 SIM I/O. Through level shifter to desired voltage and out through Pin K10 (LS3_TX_PA_B+) to Whitecap Pin F3 DAT0_TX. For RX data from Whitecap Pin B5 DATA0_RX to GCAP II, Pin H8 LS3_RX where the signal is level shifted to desired voltage and outputted on Pin J8 SIM I/O to SIM contacts Pin 5 SIM I/O.
- SIM_PD This signal is provided by the signal BATT_SENSE, activated by GCAP II, BATTERY Pin F7. If there are no batteries present then the unit will not power up. If batteries are present but the SIM card is either not inserted or faulty 'CHECK CARD' will be displayed. The reason behind this is to prevent the extra cost of a mechanical SIM presence detect switch and to prevent the SIM card being removed whilst connected to Aux Power.

Logic: Charger Circuit

- 1) The charging circuit contains the new COVIC U960 (Charging and Over Voltage Integrated Circuit). See COVIC Block Diagram. There are 2 charge modes either full rate charge or Trickle current charge.
- 2) Trickle Rate is used to safely charge a dead battery up to its usable range or to top up a charged battery.
- 3) Full Rate is used to charge a battery within its usable range.
- 4) For the circuit operation, as mentioned before the unit must first establish what type of charger is connected. The charger plug is inserted into the Charger Jack J904. This then results in IRQ4 (EXT B+_DET) being pulled low through Q961 (supported by V2). This interrupt is sent to Whitecap Pin M3.
- 5) Once IRQ4 is received GCAP II Pin A1 then checks the MAN_TEST_AD DC voltage level from Charger Jack Pin 4. The type of accessory connected will give a different voltage level, dependant on the value of the MANTEST resistor within. Some typical value are:
- Illegal Charger MANTEST_AD > 2.4V (unit does not beep, charge or enable backlights)
- CLA MANTEST_AD < 2.4V but > 1.7V (Unit beeps, enables backlights and starts to charge)
- Easy Install Handsfree Car Kit MANTEST_AD < 1.7V but > 0.8V (Unit beeps, enables backlights and starts to charge)
- AC Charger MANTEST_AD < 0.8V (Unit beeps, enables backlights and starts to charge)

NB* CHGR SW MUST BE HIGH FOR MANTEST AD TO BE READ.

- 6) When high CHGR_SW will limit the CLA or EIHF current output to 400mA, when low MANTEST_AD the current output is limited to 900mA. The AC charger output a current of approximately 350mA.
- 7) When the batteries are discharged and we turn the phone on, for the first second, full rate charge is delivered, (this is due to the LX signal for V_BOOST being unstable and therefore creating a power surge). This enables the phone to consume most of the current from the charger but at the same time trickle charge the batteries up to their usable voltage level. This is achieved by setting ENABLE 'high': from Whitecap Pin L7 to COVIC Pin 5 and TRLK_SET 'low' (Whitecap Pin K4 to COVIC Pin 2). The result of this is that the signal DRV, COVIC Pin 1 opens or closes the 'gate' of Q960 (very similar to the CHARGC function of other GCAP II products). The charge is then fed through CR960 and out to dual-FET Q691 to charge the battery.
- 8) The circuit function describing when the batteries are in the usable range and normal full rate charging is enabled is as above, however the extra current now charges the batteries and the support voltage for the phone is taken directly from the batteries.
- 9) For High Rate trickle charging, again the operation is as above but **TRKL_SET** is set 'high' and **ENABLE** set 'low'.
- 10) For Low rate Trickle charging TRKL_SET is set 'low' and ENABLE is set 'low'
- 11) I Sense COVIC Pin 7 is used as a control for the charging DRV signal
- **12**) The Over Voltage protection part of the circuit works in the following way:
- 13) The normal operating range of the batteries is between 3V through to 4.5V and an over voltage condition would be classed at >5.1V. If a transient above this occurred then this would be sensed by the current Sense resistor R960, and fed back into the COVIC on Pin 7. This would drive ENABLE 'low', enabling Trickle charge mode and reducing the current to the batteries to approximately 40mA.
- **14**) If the transient is >6.1V then all charging stops. The over voltage comparator within the COVIC has hysterisis built in and the capacitors will begin to discharge until the voltage level is <5.1V at this point **I_SENSE** is reviewed again if still > 5.1V the unit begins to trickle charge.
- 15) Instrumental in both these operations being carried out successfully is a 10μF capacitor C970 (Situated near V_BOOST circuitry). As the transient occurs this capacitor charges up, and reduces the voltage rise to the COVIC circuit, therefore giving the COVIC more time to operate.

Logic: Deep Sleep Mode

- 1) Deep sleep mode is there to provide a facility to save battery life by intermittently shutting off part of the PCB. This is achieved in the following way. The signal **STBY_DL** is generated from Whitecap **Pin F1**, through a standby delay circuit CR912 and U906 and onto Q834 and Q912. This has the effect respectively of:
- 2) Grounding **VREF** which makes MAGIC inoperable
- 3) Grounding V2 This switches off MAGIC, Front END IC and inhibits the Transmit path through RF_V2
- 4) The shutdown is only for a fraction of a second and during that time the GCAP Clock supports the logic side of the unit. The GCAP clock is generated by Y900, which

generates a 32.768MHz clock. This clock is output from Whitecap **Pin C7** and fed directly to Whitecap **Pin P4**. The clock is always monitored by Whitecap and should it fail, the unit will no longer go into deep sleep mode.

Logic: Keypad Operation

1) The keypad works as a matrix supported V2. The signals inform the Whitecap upon a key press by dropping the signal 'low'. Below is the Key Matrix.

	KBR0	KBR1	KBR2	KBR3	KBR4	KBC0	KBC1	KBC2	KBC3	KBC4	GND
KBR0	X	8	7	X	X	#	0	6	5	X	X
KBR1	8	X	1	X	X	9	SCROLL UP	3	2	X	X
KBR2	7	1	X	X	X	*	4	MAIL BOX	CLEAR	X	X
KBR3	X	X	X	X	X	X	X	X	X	X	VOL DOWN
KBR4	X	X	X	X	X	X	X	X	X	X	FM RADIO
KBC0	#	9	*	X	X	X	X	SHIFT	SCROLL DOWN	X	X
KBC1	0	SCROLL UP	4	X	X	X	X	X	MENU	X	X
KBC2	6	3	MAIL BOX	X	X	SHIFT	X	X	OK	X	X
KBC3	5	2	CLEAR	X	X	SCROLL DOWN	MENU	OK	X	X	X
KBC4	X	X	X	X	X	X	X	X	X	X	VOL UP
GND	X	X	X	VOL DOWN	FM RADIO	X	X	X	X	VOL UP	X

FM Radio: FM IC

1) The FM IC is new to any Motorola product and is incorporated into the V2288 Modulus II (R). It is controlled by the FM data bus, consisting of:

- **RW_AM_FM:** WhiteCap output **Pin M2**. When low, WhiteCap signal **DATA_AM_FM** (Whitecap **Pin N1**) is configured as an input to read data from the FM IC. When high, **DATA_AM_FM** is configured as an output. The Whitecap shall then send appropriate data to the FM IC.
- CLK_AM_FM: Whitecap output, **Pin D2**. This has two functions. 1st: To clock the SPI bus data (100KHz). 2nd: Tells the MO_ST output of the FM IC U1001 **Pin 26** to indicate the mono/stereo or the tuned / un-tuned status.
- **DATA_AM_FM:** WhiteCap data in/output.


Refer to FM IC Block Diagram


Basic FM IC Operation:

Receiver function

- 1) The antenna signal **FMin** is routed from the headset ground line through the antenna matching circuit into the tuned front end on **Pin 47** of the U1001. The front end and the FM Oscillator are tuned by the **TUNE** signal from the internal PLL circuit of the IC.
- 2) The output signal from the tuned front-end and the FM Oscillator are routed into the mixer stage. The output of the mixer is a 10.7 MHz IF signal; this is due to the FM Oscillator running 10.7 MHz above the antenna signal.
- 3) The 10,7 MHz IF signal than passes the first IF filter and the first amplifier stage. Behind the amplifier the signal path is split in two-signal path.
- The first supports the AM FM Indicator Stage that converts the IF signal to an analogue voltage. This voltage is routed to **Pin 22** of the U1001 as **FM_RSSI**. The **FM_RSSI** level is corresponding to the receiver field strength.
- The second passes the signal to the 2nd IF filter and IF amplifier to feed into the Demodulator stage.
- 4) The FM demodulator stage is using the 10.7 MHz crystal Y1003 to demodulate the IF signal. The output supports three different parallel filter stages.
- The 1st is filtering the frequency-band from 0 to 15kHz that contains the **L+R** information.
- The 2nd is filtering the frequency-band from 23 to 53kHz that contains the **HELP Signal**.
- The 3rd is filtering the **19KHz** pilot tone and is working to detect the pilot to support the 38 kHz PLL/VCO stage.

See **Fig 4.1** for a block diagram of the transmitter stage to see how the 3 different bands are created.





L-R

35

L-R

- This 152 kHz /MO_ST signal output is used, while phasing, as a control signal for the test set. The tolerance should be +/- 2KHz.
- The MO_ST part of the signal works in conjunction with the CLK_AM_FM signal to indicate the mono/stereo or tuned/not tuned status to the WhiteCap IC. (See table below)

CLK_AM_FM	MO_ST	Result to WhiteCap PA5
LOW	LOW	stereo
LOW	HIGH	mono
HIGH	LOW	tuned
HIGH	HIGH	not tuned

Pilot

15 19₂₀

L+R

6) The **L-R** signal out of the mixer and the **L+R** signal from the 0-15KHz filter stage are feeding into the Decoder Matrix. Result of sum and difference are the left **FM_L** and

right **FM_R** audio signal at **Pins 15 and 16** respectively from the U1001. These are then fed to the Stereo Audio IC U1500.

FM Radio: Stereo Audio IC U1500

The Stereo Audio IC (sometimes referred to as JAMS IC is basically a path selector for audio and has 6 different modes of operation. For further information refer to the Stereo Audio IC document.


The 6 modes of operation are:

- 1) Voice to Earpiece Speaker As with other GCAP II products Speech audio will be routed through the GCAP to SPKR + and –
- 2) Voice to Mono Headset GCAP II **SPKR**+ will be disabled and the speech will be routed from **SPKR** to **VC_R_IN2** to drive **SPKR_R_OUT**. Left Channel will be muted.
- 3) Voice to Stereo headset As above
- 4) FM Radio to Earpiece Speaker Signal routed from FM IC to JAMS, from VC_LOUT1 of JAMS the signal will be sent to the Aux Mic I/P of the GCAP II, within the GCAP the Codec is bypassed and both SPKR + and are enabled. NOT USED
- 5) FM Radio to Mono headset R Channel of FM IC will be routed to VC_R_IN1, which will drive SPKR_R_OUT; the left channel of JAMS will be muted.
- 6) FM Radio to Stereo Headset As above but in this circumstance the left channel of the FM IC and the JAMS will be enabled driving both SPKR_R_OUT and SPKR L OUT respectively.
- 7) IRQ2 is used as a master-detect (Active Low) JAMS DIV_REF buffer and Comparator enabled.
- 8) **IRQ3** determines headset type i.e. Stereo or Mono

Logic: Display

- 1) The display is a 96 X 64 pixel graphics display and is connected to the PCB via a 16 Pin ZIF connector J902. The LCD is controlled by:
- CS1 Chip Select which originates from DP_EN_L, Whitecap Pin A11 to J902 Pin 1.
- **RES** which originates from **RESET**, Whitecap **Pin P2** to J902 **Pin 2**.
- R/W which originates from R_W, Whitecap Pin P2 to J902 Pin 2.
- 7 Data Lines from Whitecap **DO D7**
- The display is supported by –5V originating from U903 and can be measured on C963 and V2
- Also the data / command signal **AO** from Whitecap **Pin B12**.





ISS.	CONHENTS	DATE
P1	CREATED FROM PHILIPS DEMO BOARD	10/08/98
P2	L1681: Changed value from Scott to SSN L1682: Changed value from SSPH to SSN C1682: Changed value from 16 to SSN C1682: Changed value from 16 to SSN C1683: After to SSN	
	Added R1818,R1025,C1025,C1022,CR1820,	
	RICZE Chromod C1605 to 1uF (uas.47LF) Chromod C1603 to 12pF (uas.18pF) Chromod C1603 to 12pF (uas.18pF) Chromod C1603 to 1uF (uas.18pF) Chromod C245 to 102e4 Chromod C245 to 102e4 Chromod C1624 to 1606p7 (uas.22LF) Chromod C1624 to 1606p7 (uas.4766pF) Chromod C1625 to 102e4 (uas.56mF) Chromod C1625 to 102e4 (uas.162) Chromod R1611,R1816 to 010P (uas.260) Chromod R1611,R1816 to 010P (uas.260) Chromod R1611,R1816 to 010P (uas.260)	
	Changed L1881, L1882 to 47nH Changed C1883 to 18pf Detede Crisbill, Crisbille, Crisbill, Crisbille,	
P4	Rool acad 44 pin IC with 48 pin LDEP Added R1627 w new P/H for Replaced TP w new P/H for F11661, F11662 and F11663 Replaced variations CR1661, CR1662 Deleted C1616,C1614,C1611,C1623,C1825,	02-23-99 04-02-99
	Deleted C1616,C1614,C1611,C1623,C1625, R1664,R1665,R1666,R1667,R1622,R1623, R1624,R1625,U1662 Undated transistor designators Added D1668, R1612 Changed C1613, bo 2113328764 fur Changed C165 to 2113328764 4,TuF Changed C1661 to 5848 DNP	APM 04/05/99 DS
dualn c5_√9	Added 1P1662-TP1606 Delatiad R1615 Added C1625,R1824,R1825 Chenged R1661 to 47k (uss 18k) Chenged R1662 to 5.6k (uss 18k)	06-16-99 APM
PS_v4	Added R1007 - DNP Changed L1003 from 0.55nH to DNP Changed C1002 from 1500pF to DNP Changed L105 from 0.55nH to 300pF Changed L108 from 0.55nH to 300nH Deleted L107	07-02-99 DS
P6_V5	Changed Discriminator from FL1083 to Y1883 (4887820KB1)	07-28-99 DS
P7_V16		7-30-99 DS
P7.5 v2	Changed L1881 From 47 nH to DIP Changed L1882 From 47 nH to 5s rH Changed C1882 From 48 pF to 6.8 pF Changed C1883 From 18 pF to 12 pF Removed C1886	8-4-99 LV/GM
PB	R1816 > R1819 From DNP to 0 L1892 Let 0805 DNP Add R1893 N, Npr L1892 > 3 Npr L1892 > 3 Npr L1892 > 3 Npr L1892 > 3 Npr L1893 > 1082 DNP C1812 C1815 > 8 8154 Dubled R1803 Dubled R1803 Added R1838 Added R1848 Added R1848	8-20-99 GH/SML
P8	Deleted: C1022, L1003, 01002, C1030-2 Deleted: k1013, k1014, k1028, C1033	8-23-99 GM
P9_v3	Changed P1011 and P1012 to	9-14-99 DS
	LIBS TO 158NH/C1821 TO 1680PF LIBS TO 158NH/C1821 TO 1680PF R1834 TO 3.3K/L1881TO 58NH C1803 TO 15PF/C1802 TO 16PF	9-15-99 GM
P11_v3	Tape and Real part numbers: IRBER from DR Fo Spirit LIBBER from Spirit LIBBER	10/18/99 DS
	Changed R1811, R1812, R1814to 57 parts	11/29/99 DS
	H85_A_5 C1885 -> 21-13928K86 ACOED R1844 8482 DNP FN Radio JCN info (insert later)	01/13/00 GM
	R1945 back to C1913 C1998 DNP to 0492	1/19/00 D\$
HOS	Deleted RIB46 Added RIBB8 (188k) Changed C1881 from DNP to 8.1uF	2/1/80 TDN 2/1/80 PCM

	PERSONAL COMM	UNICATIONS SECTOR
,		, MOTOROLA INC NTJAL PROPRIETARY
DESIGN NAME	\$MODULUS_3/8	4D85933H06_B_5
DRAWN BY	Thomas Nagode	DATE October 8, 1998
MODIFIED BY	Peler Momahan	DATE February 1, 2000
APPD BY	-	DATE _
DRAWING NO.		

REVISIONS

GSM SERVICE SUPPORT GROUP	04.02.00
RF SCHEMATICS	Rev. 1.0
DualBand Modulus III (Shark R-Look)	8485933h06
Michael Hansen, Ralf Lorenzen, Ray Collins	Page 1



SHARK Modulus 3

Dual band level 3 debug

Version: 1.0	
	Prepared by _Fabrizio
	Alba
Date: Feb, 02, 2000	
	Approved by
Total Pages: 19	




Shark level 3 debug

issue17/02/2000


REVISION HISTORY

Version	Date	Name	Reason
1.0	23/12/1999	Fabrizio Alba	First release













NOTE: check if any components mentioned is correctly positioned , has not dry joint and is not damaged . If all is ok replace it . If problem is still the same send BOARD IN htc.

NO POWER UP










Connect on J300 connector an RF NOTE: check if any components mentioned is correctly generator, set frequency equal to positioned, has not dry joint and is not damaged. If all is ok NO RX 947,4 MHz level -30dBm . Set pcb replace it . If problem is still the same send BOARD IN htc. **GSM/DCS** in test mode and digit RX test command 450062# note: all the signal & voltage present in this procedure has to be clear and Is IF at 400 MHz Go to " at correct level; compare them with a frequency present A " on good pcb NO. on C498 at pag .06 correct level? YES Is RX_LO at Check Q203 for correct bias $800 \, \mathrm{MHz}$ NO. :base = 1,7 V;collector= 2,7 V; frequency present emitter = GND .check also for on CR249? any faulty on CR 249 and components surround it YES Check for data presence on: - R299 BDR With PCB in stand by - R299 BFSR -NOcheck for data presence - R287 BCLKR on SPI BUS: Note: digit 450062# for every TP 205 point of measure TP 206 -NO YES Does RX ACQ signal works correct whenever YES Check you digit 450062# test U200 for command, check this on faulty TP "RX ACQ"? See receiver timing below Modulus 3 / MAGIC Receiver Timing Problem could be U800,try to resolder it, after replace component. П 400 - 1000 us RX_EN RX_ACQ | |







NOTE: check if any components mentioned is correctly positioned , has not dry joint and is not damaged . If all is ok replace it . If problem is still the same send BOARD IN htc.

NO TX GSM/DCS

NOTE 1: You can use this procedure for GSM way & DCS way.

Whenever you have a signal with a simbol star (*) means that it is active low if you select this kind of way, while the same point of measure will be high for other way.

Differences betwen GSM & DCS way are:

TX_GSM*DCS

used for adjust all RF TX way for GSM/DCS choise for any problem check on Q160


DCS_SEL comes out from U200 (or pin 2 U110)

GSM_SEL comes out from U110 pin 4


-10 V comes out from U904.

DCS_TX_VCO, GSM_TX_VCO

for any problem check Q130











NOTE: check if any components mentioned is correctly positioned , has not dry joint and is not damaged . If all is ok replace it . If problem is still the same send BOARD IN htc.

NO TX GSM/DCS



pin 4,14 PAC_EN comes from Q150 via Q350 (TX_EN comes from U800) pin 8, 9, 10, 11 comes from U200 if not ok check: SPI BUS on TP 205 & TP 206 for data presence with pcb in stand by. TX KEY see on TP 209 DM_CS see on TP 208. NOTE: REFER DIAGRAMS BELOW &

on pag. 10 FOR TIMING TX.




TX POWER CONTROL ON U200 IC



NOTE: check if any components mentioned is correctly positioned , has not dry joint and is not damaged . If all is ok replace it . If problem is still the same send BOARD IN htc.

NO TX GSM/DCS



MODULUS 2 TX TIMING on U200



note: all the signal & voltage present NOTE: check if any components mentioned is correctly in this procedure has to be clear and positioned, has not dry joint and is not damaged. If all is ok **CHECK** at correct level; compare them with a replace it . If problem is still the same send BOARD IN htc. **CARD** good pcb Probably U800 faulty Supply PCB using pcb test cable code AE20101903. YES Set pcb in test mode and digit 38# sim test enable and check on J803 sim connector: 1 = GND2 = SIM VCC 5V SEE u900 (C906) 3 = NC4 = RESET see CR905, R940 5 = SIM I/O see R945, U901, R938. NO 6 = CLK see R940Check, in order, U900, U800 for faulty NO **DISPLAY** Check on J902 display connector for presence of: Replace display 1 =data DP_EN it comes from U800 with a new one. YES-2= 2,7 V RESET it comes from U900 Is still a display 3= data A0 see R716 for missing issue? 4= data R_W it comes from U800 from 5 to 12 = data see on C1714 to C1720 ΝO 13 = 2,7 Vcc V2 it comes from C93914 = GND15 = -5 Vcc it comes from U903. **END** If all is ok probably U800 faulty. NO **BACKLIGHT** Check on Display led's anode for Supply pcb using $ALRT_VCC = 3 V$ presence , if not pcb test cable code ok check Q903 and consequently AE20101903: is a NO U900 for faulty. backlight issues Check also on Q907 gate for only in any leds? $BKLT_EN = 2.7 \text{ Vcc}$, in this way on led's chatode there must be 1 V , if not ok check for R520 presence YES ,else replace Q907 Replace the faulty one




NOTE: check if any components mentioned is correctly positioned , has not dry joint and is not damaged . If all is ok replace it . If problem is still the same send BOARD IN htc.

NO KEYPAD

Remove keypad membrane and check if here is any issues (dirty, track, solder) on key contacts from S501 to S522.

Check also R500, R501, R502 for V2 = 2,8 Vcc presence, if all is ok probably U800 faulty.


Note: for "VOL_UP", "VOL_DOWN" keys check also CR502, while for "PWR_ON" key check R508 for missing or unsoldered issue, else problem could be U900.





NOTE: check if any components mentioned is correctly positioned , has not dry joint and is not damaged . If all is ok replace it . If problem is still the same send BOARD IN htc.

NO AUDIO on SPEAKER





NOTE: check if any components mentioned is correctly positioned , has not dry joint and is not damaged . If all is ok replace it . If problem is still the same send BOARD IN htc.

NO AUDIO TX on microphone/headset

Supply pcb using "pcb test cable " code AE20101903 ,set pcb in test mode, digit test command:

434# audio on speaker

36# loop back on

4707# max volume


Check which way doesn't works correctly.

Note: if each way doesn't works check on U900 for PRESENCE OF " SPI AUDIO BUS ":

Tp 828 CK 512 KHz , Tp 831 data

Tp $830 \, data$, Tp $829 \, 8 \, KHz \, ck$.


If they are not presents check on Tp 823 or C825 for 13 MHz ck , if not ok problem could be U800, else U900.






NOTE: check if any components mentioned is correctly positioned , has not dry joint and is not damaged . If all is ok replace it . If problem is still the same send BOARD IN htc.

NO AUDIO RX on headset, speaker ok





See timing sequence below for no power up issues on pag.03 NO POWER UP TIMING SEQUENCE






See timing sequence below for no power up issues on pag.03 NO POWER UP TIMING SEQUENCE

Regulator Power Up Sequence


No particular delay timing is established for any critical radio turn on sequence.






U432 (front end+mixer)


Front End IC Internal Operation









MAGIC IC U200 PACKAGE






GCAP 2 IC **U900 PACKAGE**





WHITECAP **IC U800 PACKAGE**


- NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without
 - This drawing is subject to change without notice MicroStar¹⁹ BGA configuration



MODULUS 3 XCVR 84Dxxxxxxxx


	84Dxxxxxxxx sheet 4 fm radio	
ISS.	COMMENTS	DATE
P1	CREATED FROM PHILIPS DEMO BOARD	10/08/98
P2	L1081: Changed value from 55nH to 68n L1082: Changed value from 55nH to 68n C1092: Changed value from 10pF to 18p C1093: Changed value from 10pF to 18p R1012: 10t to 010P C1013: 4.7uF to 1uF C1061: 4.7uF to 1uF C1066: 330pF -> .1uF C1069: 0.81uF -> 0.022uF C2491: 0.81uF -> 0.022uF C2491: 0.22uF -> .1uF R1001: 18k to 47k R1002: 18k to 5.6k	
	Added R1818, R1025, C1025, C1022, CR1020, R1020	
	Changed L1801, L1602 to 47nH Changed C1803 to 18pf Diel and R1801, pc1602, C1603, CR1604 Abdod C1805 to 4,7uf Added R1805 to 4,7uf	
P4	Replaced 44 pin IC with 48 pin LOFP Added R1027 Replaced TP v new P/N for FL1001, FL1002 and FL1003 Replaced veractors CR1001, CR1002	02-23-99
	Deleted C1010.C1014,C1011.C1023,C1025, R10D4,R1005,R1006,R1007,R1022,R1023, R1024,R1025,U1002	04-02-99 APM
	Updated transistor designators Added O1608, R1612 Changed C1013 to 2113928P04 1uF Changed C1005 to 2113928C04 4.7uF Changed C1801 to 50x80 DNP	04/05/99 DS
d∪alm p5_v9	Added TP1802-TP1806 Bet et ed. #1815 Added C1825, R1824, R1825 Changed R1081 Lo. 47k (was. 18k.) Changed R1082 to 5.6k (was. 18k.)	06-16-99 APM
P6_v4	Changed R1082 to 5.6k (vias 18k) Added R1007 = DNP Changed L1083 From 8.5srH to BNP Changed L1083 From 8.5srH to BNP Changed L1084 From 8.5srH to 380sr Dhanged L1086 From 8.5srH to 390srH Deleted L107	87-02-99 DS
P6_V5	Changed Discriminator from FL1003 to Y1003 (4887820K01)	07-28-99 DS
P7_V16	Added R1005 (0) near C1005	7-30-99 DS
P7.5 v2	Changed L1001 Fron 47 nH to DNP Changed L1002 From 47 nH to 56 nH Changed C1002 Fron 18 pF to 6.8 pF Changed C1003 Fron 18 pF to 12 pF Renoved C1006	8- 4-99 LV/GM
P8	RIBIS -> RIBIS From DNP to 8 LIBS2 to ROBES DNP Add RIB34 4.7k C16822/3 -> 18eF RIBG2 -> 47k C16320 -> C1632 DNP C1612/C1615 -> 8.015 UP C1612/C1615 -> 8.015 UP Deleted RIBG7 Added RIBGS Added RIBGS -RB38 Added RIBGS-RB38	8-20-99 GM/SML
P8	Deleted: C1022, L1003, Q1002, C1030-2 Deleted: R1013, R1014, R1028, C1033	8-23-99 GM
P9_v3	Changed R1011 and R1012 to Tape and Reel part numbers L1001 from DNP to 56nH	9-14-99 DS
P9_v3	L1010 TO 47NH/L106 TD 47PF L108 TO 150NH/C1021 TO 1000PF R1034 TO 3.3K/L1001TO 68NH	9-15-99 GH
P11_v3	\(\text{C1802} \) To \(\text{15PF}\) C1802 \) To \(\text{16PF}\) Added R1813 \(\text{161}\) \(\text{1611}\) \(\text{1611}\) \(\text{1611}\) \(\text{1611}\) \(\text{1611}\) \(\text{1611}\) \(\text{1612}\) \(10/18/99 DS

GSM SERVICE SUPPORT GROUP	07.12.99
Schematics	Rev. 1.0
Dualband Modulus III (Shark)	8485933H04 P13
Michael Hansen, Ralf Lorenzen, Ray Collins	Page 1




GSM SERVICE SUPPORT GROUP	12.04.00
LEVEL 3 LAYOUT	Rev. 1.1
Moddulus III (Shark)	
Michael Hansen, Ralf Lorenzen, Ray Collins	Page 2 of 2


Service Support
Level 3 Authorized




GSM SERVICE SUPPORT GROUP	12.04.00
LEVEL 3 LAYOUT	Rev. 1.1
Moddulus III (Shark)	
Michael Hansen, Ralf Lorenzen, Ray Collins	Page 1 of 2







Rev. 1.1




ISS.	COMMENTS	DATE
P1	CREATED FROM PHILIPS DEMO BOARD	10/08/98
P2	L1001: Changed value from 56nH to 68h L1002: Changed value from 56nH to 68h C1002: Changed value from 10pF to 18pF C1003: Changed value from 10pF to 18pF 1012: 10k to DNP C1001 4.7uF> DNP C1001 4.7uF> JuF C1002: 330pF> .1uF C1012, C1015: 0.01> 0.012uF C1013: 0.01uF> 0.022uF C2491: .22uF> .1uF R1001: 18k to 47k R1002: 18k to 5.6k	Н
	Added R1018, P1025, C1025, C1022, CR1020, R1020 R1020 Changed C1005 to luf (was.47uf) Changed C1003 to 12pf (was.180f) Changed C1007 to .luf (was.22uf) Changed C1007 to .luf (was.22uf) Changed C2491 to C1024 Changed C1024 to .luf (was.22uf) Changed C1024 to .luf (was.22uf) Changed C1003 to .15uh (was.200f) Changed R1003 to .15uh (was.50hH) Changed R1003 to .15uh (was.50hH) Changed R1011, R1010 to DNP (was.200) Changed R1011, R1010 to DNP (was.200) Changed G1002 to DNP (was.200)	
	Changed 11991, L1092 to 47nH Changed 11993 to 18pf Datet ed CP1691 to 18pf Datet ed CP1691 (PP1692, C1693, CP1694 Added CP1691 1692 - 3 pin package Changed C1895 to 4.7uf Added MO/ST	
P4	Replaced 44 pin IC with 48 pin LOFP Added R1027 Replaced IT w new P/N for FL1001, FL1002 and FL1003 Replaced varactors CR1001, CR1002	02-23-99
	Deleted C1010,C1014,C1011,C1023,C1025, R1004,R1005,R1006,R1007,R1022,R1023, R1024,R1025,U1002	04-02-99 APM
	Updated transistor designators Added 01088, P1012 Changed C1813 to 2113928P04 1uF Changed C1805 to 2113928C04 4.7uF Changed C1901 to 50x80 DNP	04/05/99 DS
dualm p5_v9	Added TP1002-TP1006 Deteted R1015 Added C1025,R1024,R1025 Changed R1001 to 47k (was 18k) Changed R1002 to 5.5k (was 18k)	06-16-99 APM
P6_v4	Added R1007 = DNP Changed L1003 from 0.55pH to DNP Changed C1002 from 1500pF to DNP Changed L106 From 0.55pH to 300pF Changed L108 from 0.55pH to 390pH Deteted L107	07-02-99 DS
P6_V5	Changed Discriminator from FL1003 to Y1003 (4887820K01) Added R1005 (0) near C1005	07-28-99 DS 7-30-99
P7.5	Changed L1001 from 47 nH to DNP	DS 8-4-99
v2	Changed L1002 from 47 nH to 56 nH Changed C1002 from 18 pF to 6.8 pF Changed C1003 from 18 pF to 12 pF Removed C1006	LV/GM
P8	RIBIG -> RIBIS From DNP to 0 LIBB2 to BBB5 DNP Add RIB34 4.7k CIBB2/3 -> 18pF RIBB2 -> 47k CIB30 -> CIB32 DNP CIB12/CIBIS -> 0.015uF Deteted RIB37 Added RIB38 Added RIB38 Added RIB48	8-20-99 GM/SML
P8 P9_v3	Deleted: C1022, L1003, 01002, C1030-2 Deleted: R1013, R1014, R1028, C1033 Changed R1011 and R1012 to Tape and Reel part numbers	8-23-99 GM 9-14-99 DS
P9_v3	L1001 From DNP to 56nH L1002 From DNP to 41rhH L1010 T0 47NH/L106 T0 47FF L108 T0 150NH/C1021 T0 10000PF R1034 T0 3.38/L1001T0 58NH C1093 T0 159FC/C1092 T0 10PP Added R1013 (4786), R1014 (1M), r1041 (186), R1042 (186)	9-15-99 GM
P11_v3	C1903 TO 15FE/C1902 TO 1904 (1M), Added P1013 (476K), P10914 (1M), F1091 (16K), P1094 (1M), F1091 (16K), P1094 (1M), F10925 Fron 126K to 190K F1093 Fron 398K to 156K F1093 F1	10/18/99 DS

MOTOROLA PERSONAL COMMUNICATIONS SECTOR

COPYRIGHT 1999, MOTOROLA INC. MOTOROLA CONFIDENTIAL PROPRIETARY

DESIGN NAME	\$MODULUS_3/84D	5933F	103_	.P11_v7
DRAWN BY	Thomas Nagode	DA.	TE	October 8, 1998
MODIFIED BY	Adrianna Petri	DA	TE	October 19, 1999
APPD BY	=	DA.	TE	=
DRAWING NO.				
ISSUE		SHEET	NO	ı. OF
TITLE	FM STER	0 Rac	lio	


GSM Service Support	25.10.99
SCHEMATICS	Rev. 1.0
MODULUS 3 / SHARK	
Michael Hansen, Ray Collins, Ralf Lorenzen	Page 4of 4





REVISIONS

GSM Service Support	25.10.99
SCHEMATICS	Rev. 1.0
MODULUS 3 / SHARK	
Michael Hansen, Ray Collins, Ralf Lorenzen	Page 1 of 4





REVISIONS

GSM Service Support	23.09.99
FM Radio Level 3 SCHEMATIC	Rev. 1.0
SHARK / MODULUS III	Ver P6.0 v14
Michael Hansen, Ray Collins, Ralf Lorenzen	Page 4 of 4

(M) MOTO	ROLA	.
	PERSONAL COMM		
	PERSUNAL CUMP	JINITA I IUNZ	SECTUR
	COPYRIGHT 1999	MOTODOL	A TNC
	MOTOROLA CONFIDE		
			i
DESIGN NAME	\$MODULUS_3/	dualmem.P5	5 v9
DRAWN BY	Thomas Nagode	DATE	October 8, 1998
MODIFIED BY	Adrianna Petri	DATE	June 16, 1999
APPD BY	=	DATE	_
DRAWING NO.			
ISSUE		SHEET NO	. OF
TITLE	FM STER	REO Radio	

MODULUS 3 XCVR 84Dxxxxxxxx SHEET 4 FM RADIO

2 L1001: Changed value from 56nH to 68nH12/11/98

L1802: Changed value from 56nH to 68nH C1802: Changed value from 10pF to18pF C1803: Changed value from 10pF to 18pF R1812: 18th to DNP C1801 4.7uF --> DNP C1813: 4.7uF to 1uF

C1686: 380pf --> .1uF C1612, C1615: 6.81 --> 6.612uF C1619: 6.61uF --> 6.622uF C2491: .22uFF --> .1uF R1681: 18k to 47k R1682: 18k to 5.6k

Added R1018,R1025,C1025,C1022,CR1028, R1020 C1095 to luf (was 47uf) Changed C1005 to l2F (was 18F) Changed C1003 to 10F (was 18F) Changed C2491 to C1024 was 22Uf) Changed C1021 to 10F (was 22Uf) Changed C1021 to 10F (was 22Uf) Changed C1021 to 10F (was 22Uf) Changed C1003 to 15Uf (was 50H) Changed R1003 to 15Uf (was 50H) Changed R1003 to 15Uf (was 50H) Changed R1011,R1010 to DNF (was 200) Changed R1011,R1010 to DNF (was 200)


Replaced 44 pin IC with 48 pin LOFP 02-23-99 Added R1027 Replaced TP w new P/N for Fl1001, Fl1002and Fl1003 Replaced varactors CR1001, CR1002

Deleted C1018,C1014,C1011,C1023,C1025, R1004,R1005,R1006,R1007,R1022,R1023, R1024,R1025,U1002

Updated transistor designators Added Q1008, R1012 Changed C1013 to 2113928P04 luF Changed C1005 to 2113928C04 4.7UF Changed C1001 to 50x80 DNP

dualn Added TP1882-TP1886 p5.v3 Deteted R1815 Added C1825,R1824,R1825 Changed R1801 to 47k (was 18k) Changed R18802 to 5.5k (was 18k)


PS_v4 Added R1087 = DNP
Onenged L1003 From 0, 55nH to DNP
Onenged L1003 From 0, 55nH to DNP
Ohenged L1002 From 150ppf to DNP
Ohenged L108 From 0, 55nH to 380pf
Ohenged L108 From 0, 55nH to 390nH
Deleted L107






REVISIONS	
GSM Service Support	23.09


GSM Service Support	23.09.99
LEVEL 3 AL SCHEMATICS	Rev. 1.0
MODULUS III / SHARK	Ver P6.0 _ v14
Michael Hansen, Ray Collins, Ralf Lorenzen	Page 2 of 4







GSM Service Support	23.09.99
Level 3 Layout Diagram	Rev. 1.0
MODULUS III SHARK	P6.0_v14
Michael Hansen, Ray Collins, Ralf Lorenzen	Page 1 of 4






STEREO TRANSMITTER BLOCK DIAGRAM









GSM Service Support	03.11.99
BLOCK DIAGRAM	Rev. 1.0
FM TRANSMITTER / RECEIVER	
Michael Hansen, Ray Collins, Ralf Lorenzen	Page 1 of 1